

DIALOG(R)File 351:Derwent WPI
(c) 2005 Thomson Derwent. All rts. reserv.

014111861 **Image available**
WPI Acc No: 2001-596073/200167
Related WPI Acc No: 2004-200912
XRPX Acc No: N01-444323

**Firmware mechanism for correcting soft errors e.g. for microprocessors,
includes processor having dual execution cores and a non-volatile memory
that stores an error recovery routine**

Patent Assignee: INTEL CORP (ITLC); LIU J H (LIUJ-I); MADDUX J T (MADD-I)
; TO H (TOHT-I); QUACH N (QUAC-I)

Inventor: QUACH N T; QUACH N; LIU J H; MADDUX J T; TO H

Number of Countries: 094 Number of Patents: 010

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
WO 200146806	A1	20010628	WO 2000US41079	A	20001004	200167 B
AU 200116318	A	20010703	AU 200116318	A	20001004	200167
GB 2373900	A	20021002	WO 2000US41079	A	20001004	200273
			GB 200215171	A	20020701	
DE 10085324	T	20021205	DE 10085324	A	20001004	200304
			WO 2000US41079	A	20001004	
US 6625749	B1	20030923	US 99469963	A	19991221	200364
CN 1434941	A	20030806	CN 2000819142	A	20001004	200366
US 20040019771	A1	20040129	US 99469963	A	19991221	200413
			US 2000608824	A	20000630	
			US 2003622910	A	20030718	
US 20040017220	A1	20040129	US 2000608824	A	20000630	200416 N
			US 2000752258	A	20001228	
			US 2003623396	A	20030718	
GB 2373900	B	20041229	WO 2000US41079	A	20001004	200502
			GB 200215171	A	20001004	
US 6947859	B2	20050920	US 2000752258	A	20001228	200562 N
			US 2003623396	A	20030718	

Priority Applications (No Type Date): US 99469963 A 19991221; US 2000608824
A 20000630; US 2003622910 A 20030718; US 2003623396 A 20030718

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

WO 200146806 A1 E 39 G06F-011/16

Designated States (National): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA
CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP
KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT
RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

Designated States (Regional): AT BE CH CY DE DK EA ES FI FR GB GH GM GR
IE IT KE LS LU MC MW MZ NL OA PT SD SE SL SZ TZ UG ZW

AU 200116318	A	G06F-011/16	Based on patent WO 200146806
GB 2373900	A	G06F-011/16	Based on patent WO 200146806
DE 10085324	T	G06F-011/16	Based on patent WO 200146806
US 6625749	B1	G06F-011/00	
CN 1434941	A	G06F-011/16	
US 20040019771	A1	G06F-007/38	Cont of application US 99469963
			Cont of application US 2000608824
			Cont of patent US 6625749
US 20040017220	A1	H03K-019/03	Cont of application US 2000608824
			Cont of application US 2000752258

Cont of patent US 6631338
GB 2373900 B G06F-011/16 Based on patent WO 200146806
US 6947859 B2 H03K-019/003 Cont of application US 2000752258
Cont of patent US 6631338

Abstract (Basic): WO 200146806 A1

NOVELTY - Computer system includes processor having dual execution cores and a non-volatile memory that stores an error recovery routine. The processor's execution cores operate in lock step when the processor is in a redundant execution mode, and they operate independently when the processor is in a split execution mode. The error recovery routine is invoked when the processor detects a soft error while operating in the redundant execution mode.

DETAILED DESCRIPTION - The error recovery routine switches the processor to split execution mode. In split mode, each execution core saves uncorrupted processor state data to a designated memory location and updates any corrupted data with corresponding processor state data from the other execution core. The error recovery routine returns the processor to redundant mode, initializes each execution core with the recovered processor state data and returns control of the processor to the program thread that was executing when the soft error was detected.

INDEPENDENT CLAIMS are also included for the following:

- (a) method of handling soft errors;
- (b) machine readable medium

USE - For microprocessors.

ADVANTAGE - Firmware-based mechanism corrects soft errors in a dual core processor that can be switched between redundant execution mode and split execution mode.

DESCRIPTION OF DRAWING(S) - The flow chart shows the method for recovering from soft errors.

pp; 39 DwgNo 3/7

Title Terms: FIRMWARE; MECHANISM; CORRECT; SOFT; ERROR; MICROPROCESSOR; PROCESSOR; DUAL; EXECUTE; CORE; NON; VOLATILE; MEMORY; STORAGE; ERROR; RECOVER; ROUTINE

Derwent Class: T01; U21

International Patent Class (Main): G06F-007/38; G06F-011/00; G06F-011/16; H03K-019/003; H03K-019/03

International Patent Class (Additional): G06F-009/00

File Segment: EPI

Manual Codes (EPI/S-X): T01-F05B; T01-G03; U21-A06

?